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ABSTRACT
Ethernet is the most widely implemented low-level networking technology
used today, with Gigabit Ethernet seen as the emerging standard imple-
mentation. The backbones of many large scale networks (e.g., data centers,
metro-area deployments) are increasingly made up of Gigabit Ethernet as
the underlying technology, and Ethernet is seeing increasing use in dynamic
and failure-prone settings (e.g., wireless backhaul, developing regions) with
high rates of churn. Correspondingly, when using simulation to study such
networks and applications that run on them, the switching makes up a sig-
nificant fraction of the model, and can make up a significant amount of the
simulation activity. This work describes a unique testbed that gathers highly
accurate measurements of loss and latency through a switch, reports on ex-
periments that reveal the behavior of three commercial switches, and then
proposes simulation models that explain the observed data. The models
vary in their computational complexity and in their accuracy with respect to
frame loss patterns, and latency through the switch. In particular, the sim-
plest model predicts a frame’s loss and latency immediately at the time of its
arrival, which keeps the computational cost close to one event per frame per
switch, provides excellent temporal separation between switches (useful for
parallel simulation), and provides excellent accuracy for loss and adequate
accuracy for latency.
ii
To my father, Shunrong Jin
my mother, Peiyun Huang
my fiancee, Xuan Zhuang
for their endless love and support
iii
ACKNOWLEDGMENTS
First of all I would like to express my sincere gratitude to Professor David
Nicol, who has been my adviser since the beginning of my graduate study. He
provided me with many helpful suggestions, important advice and constant
encouragement during the entire course of this work.
I also wish to express my appreciation to Professor Matthew Caesar, who
made many valuable suggestions and gave constructive advice for this work,
from testbed setup to data analysis.
Sincere thanks are extended to my colleagues Tim Yardley and David
Bergman for numerous stimulating discussions, help with experimental setup
and general advice.
Finally, my special appreciation goes to my parents and Xuan for their
endless patience, encouragement and love.
This work was supported in part by the National Science Foundation un-
der Grant No. CNS-0524695 and Grant No. CNS-0423431. Any opinions,
findings, and conclusions or recommendations expressed in this material are
those of the author and do not necessarily reflect the views of the National
Science Foundation.
iv
TABLE OF CONTENTS
LIST OF TABLES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vi
LIST OF FIGURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii
CHAPTER 1 INTRODUCTION . . . . . . . . . . . . . . . . . . . . 1
CHAPTER 2 BACKGROUND AND RELATED WORK . . . . . . . 4
2.1 Existing Switch Models . . . . . . . . . . . . . . . . . . . . . . 4
2.2 Packet Loss Models . . . . . . . . . . . . . . . . . . . . . . . . 5
2.3 Ethernet Models . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.4 RINSE Network Simulator . . . . . . . . . . . . . . . . . . . . 9
CHAPTER 3 MEASUREMENT . . . . . . . . . . . . . . . . . . . . 11
3.1 Requirement . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.2 Testbed . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
CHAPTER 4 ANALYSIS AND MODELING . . . . . . . . . . . . . . 15
4.1 Data Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
4.2 Queueing Switch Models . . . . . . . . . . . . . . . . . . . . . 19
4.3 Latency-Approximate Switch Models . . . . . . . . . . . . . . 23
4.4 Markov Chain Frame Loss Model . . . . . . . . . . . . . . . . 30
4.5 Multivariant Gaussian Autocorrelation Model . . . . . . . . . 33
CHAPTER 5 MODEL DESIGN AND IMPLEMENTATION . . . . . 37
5.1 Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
5.2 Ethernet . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
CHAPTER 6 EVALUATION . . . . . . . . . . . . . . . . . . . . . . 48
6.1 Simulation Speed . . . . . . . . . . . . . . . . . . . . . . . . . 48
6.2 Frame Loss Modeling Accuracy . . . . . . . . . . . . . . . . . 50
CHAPTER 7 CONCLUSION AND FUTURE WORK . . . . . . . . 53
REFERENCES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
v
LIST OF TABLES
4.1 NetGear, Output Rates, Three Flows from Three Input
Port to One Output Port . . . . . . . . . . . . . . . . . . . . . 18
4.2 3COM, Output Rates, Three Flows from Three Input Port
to One Output Port . . . . . . . . . . . . . . . . . . . . . . . 18
4.3 NetGear, Drop Rate, Three Flows from Three Input Port
to One Output Port . . . . . . . . . . . . . . . . . . . . . . . 19
4.4 Autocorrelation of the Delay Processes {Xt} and {Wt} . . . . 33
5.1 Dynamic Table in the Link Object . . . . . . . . . . . . . . . 41
6.1 Performance of Q1, Q2 and Q3 Switch Models for N=20
Topology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
vi
LIST OF FIGURES
1.1 A Generic Switch Model . . . . . . . . . . . . . . . . . . . . . 2
2.1 Forwarding Device Model in Nohn [2004] . . . . . . . . . . . 5
2.2 Forwarding Device Model in Roman [2007] . . . . . . . . . . 5
2.3 Gilbert Packet Loss Model . . . . . . . . . . . . . . . . . . . . 7
2.4 Kth Order Markov Chain Packet Loss Model, K=2 . . . . . . 8
2.5 RINSE Network Simulator Architecture . . . . . . . . . . . . 10
3.1 Testbed One Setup . . . . . . . . . . . . . . . . . . . . . . . . 13
3.2 Testbed Two Setup . . . . . . . . . . . . . . . . . . . . . . . 13
4.1 Frame Delay for Single Flow Traffic . . . . . . . . . . . . . . 16
4.2 Frame Size vs. Packet Delay for Single Flow Traffic . . . . . . 16
4.3 (a) Output Queue Model for NetGear GS108 (b) Input
Queue Model with WRR for 3COM 3CGSU08 . . . . . . . . . 20
4.4 Delay/Loss Pattern, Two Flows to One Output Port, (a1)
3COM Real (a2) 3COM Queueing Model (a3) 3COM Sim-
plified Queueing Model (b1) NetGear Real (b2) NetGear
Queueing Model (b3) NetGear Analytical Model . . . . . . . 22
4.5 Simple Model . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
4.6 Analytical Model Validation . . . . . . . . . . . . . . . . . . . 27
4.7 Packet Loss in Time Sequence (0 - Received, 1 - Loss) . . . . . 30
4.8 State Diagram of Packet Loss Model . . . . . . . . . . . . . . 31
4.9 Expanded State Diagram of Packet Loss Model . . . . . . . . 32
4.10 CDF of the Delay Processes {Xt} and {Wt} . . . . . . . . . . 35
5.1 Switch Architecture in RINSE . . . . . . . . . . . . . . . . . 38
5.2 Overview of the Standard Ethernet Model in RINSE . . . . . 40
5.3 Use Case Diagram for Busy Link . . . . . . . . . . . . . . . . 42
5.4 Use Case Diagram for Successful Frame Transmission . . . . . 43
5.5 Use Case Diagram for Frame Collision . . . . . . . . . . . . . 44
5.6 Total Client Throughput - UDP . . . . . . . . . . . . . . . . . 46
5.7 Wall Clock Time - UDP . . . . . . . . . . . . . . . . . . . . . 46
5.8 Total Client Throughput - TCP . . . . . . . . . . . . . . . . . 47
5.9 Wall Clock Time - TCP . . . . . . . . . . . . . . . . . . . . . 47
vii
6.1 Architecture for Simulation Speed Tests . . . . . . . . . . . . 48
6.2 3COM 3CGSU08: Performance . . . . . . . . . . . . . . . . . 50
6.3 Frame Loss Accuracy Evaluation . . . . . . . . . . . . . . . . 52
viii
CHAPTER 1
INTRODUCTION
Large-scale networks such as enterprise networks and data centers are fre-
quently built using switched Gigabit Ethernet technology. While the Ether-
net standard allows for multiple taps onto a shared line, in switched Ethernet
configurations a wired line is dedicated to the connection of the two devices
at its endpoints. This essentially eliminates collisions caused by the Carrier
Sense Multiple Access with Collision Detection (CSMA/CD) technology in
the traditional Ethernet. The behaviors of transport layer protocols (e.g.
TCP) and applications (e.g. interactive multi-media applications) are sensi-
tive to loss and delay; it is important to understand these characteristics for
developing, testing and validating new techniques and technologies running
on large-scale Gigabit Ethernet.
Because of its low cost and flexibility, network simulation is widely used
to study protocols and applications running on large-scale networks. How-
ever, the cost of simulating the network can easily overwhelm the overall cost
of performing the simulation experiment. In a moderately sized network a
frame may transit 4 or 5 switches on its journey from source to destination
(host to LAN switch, LAN switch to WAN, 2 WAN switches to destination
LAN). There can easily be three or four discrete events associated with a
frame’s passage through the switch (arrival, priority queuing, beginning of
transmission, ending of transmission). Twenty events may be involved just
to move one frame’s worth of information from source to destination. One
can build detailed switch models according to the specification in the real
products. With high fidelity of architectural specifics comes significant com-
putation cost. However, from an application’s point of view traffic might
logically be thought of in terms of files or streams. The application events
that are really of interest may be a small fraction of the events the simula-
tion is executing. Therefore, we seek an efficient and accurate switch model
for simulations where the interest is less on the network and more on the
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Figure 1.1: A Generic Switch Model
applications and protocols running on the network.
When a frame arrives, a switch examines the destination MAC address in
the frame header and uses a forwarding table to determine the output port; if
the MAC address is missing, the frame is broadcasted through all other ports.
When multiple frames compete for a common output port, switches have dif-
ferent scheduling policies such as first come first serve (FCFS), round robin
(RR), weighted fair queueing (WFQ), also known as packet-by-packet gener-
alized processor sharing (PGPS) [1], weighted round robin (WRR) [2], deficit
round robin (DRR) [3], virtual clock [4], delay-earliest-due-date (Delay-EDD)
[5]. When the buffer is full, any new arrival frames are dropped. The inter-
arrival times may be viewed as random—as may processing timing. There-
fore, it is natural to use queueing models to describe a switch. Most switches
consist of three components: buffers to handle congestion; algorithms to
make scheduling and switching decisions; and switching fabric to forward
data from one port to another, as shown in Figure 1.1. The buffering strate-
gies include shared buffering, pure input queueing, pure output queueing,
input queueing with virtual output queues to avoid head-of-line blocking,
and combined input and output queueing. Unfortunately, the precise details
of a given switch are often not publicly available, a fact which hinders high
fidelity description of a given switch’s operation.
Our goal is to develop a methodology for modeling switches that supports
• fast simulation, e.g., one event per frame per switch,
• accuracy in latency and frame loss prediction that is sufficient for stud-
ies of applications and protocols running on the network,
2
• straightforward model development for new switches.
With respect to accuracy, we prioritize accuracy in frame loss over accuracy
in latency. A single frame loss can cause a significant alteration in the size of
a TCP send window, whereas the time-scale of activity in an application may
be measured in milliseconds while the time-scale of switch latency is a few
microseconds. For example, acceptable delay and jitter for audio and video
conferencing is on the order of 150 ms and 30 ms respectively according to
Cisco’s recommendation [6].
In this work we describe a means of measuring a switch’s latency and frame
loss characteristics with extremely high fidelity. We performed comprehen-
sive experiments on commercial gigabit switches to collect traces and obtain
sequences of delay and loss pattern. Based on this data, we developed two
types of models. One is a simplified queuing model, the other is an algebraic
model based on relationship between input rates and output behavior. These
models are validated with real traffic, and then compared with each other
with respect to execution complexity.
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CHAPTER 2
BACKGROUND AND RELATED WORK
2.1 Existing Switch Models
Various types of switch models already exist in network simulators and emu-
lators. Simulators like OPNET [7] and OMNeT++ [8] have detailed switch
models that capture complex internal architectures for different types of
switches. Significant computation cost is a drawback for this type of mod-
els. Also, the detailed specification is often not available to the public. In
ns-2 [9] and DETER [10], a simple first-come, first-served (FCFS) queuing
model is used for every type of switch. As have others [11], we will see in our
experiments for one switch type clear evidence of non-FCFS behavior, such
that assumptions of FCFS may produce unrealistic results. Development of
device-independent queuing models based on empirical observations was also
investigated. Nicolas proposed a simple virtual output queue model as shown
in Figure 2.1 [12]. Delay based on empirical data is added to a frame before
the frame enters the queue. The model assumes infinite buffer size and thus
does not capture frame loss. In addition, the model does not model the inter-
action among multiple ports. Chertov proposed a queueing model based on
experimental data as well [13] (see Figure 2.2). The model places one queue
for every port, and fine tunes two metrics: (1) accurate queue size per port
and (2) number of servers in the processing unit. Accuracy is improved by
taking specific data from real devices into consideration. However, it is still
hard to adapt one model to all types of switches once the placement of the
queues is fixed. In addition, the simulation speed is slower than that of the
simple FCFS queue model.
4
2However, regardless of the type, routers share a few critical
similarities:
1) Packets may get dropped or delayed within the router.
2) Routers have a number of input and output interfaces.
3) Routers can have intermediate buffers/queues.
4) Packet flow in a router is complex [2], and there can be
several queues and servers for each part of the path.
5) Packets can be split into parts while traveling between
the input and output ports (as in several devices that use
fixed-size “cells”) [8].
6) Shared components such as the backplane, routing
cache, and possibly a central processor can lead to
interference among flows that do not share the same
outputs.
The complexities of real router tasks introduce difficulties
in developing an accurate and comprehensive model. A real
router must deal with control packets such as ARP and ICMP,
as well as routing packets such as BGP, OSPF, and RIP. The
control/routing packets can have a profound impact on the
forwarding of regular packets. For instance, ARP can lead to
a significant delay until the right mapping between a packet’s
IP and MAC addresses is established. Routing packets can lead
to delays or losses of regular packets as routes are removed or
added. Routers can have interfaces with different speeds and
hardware (e.g., Ethernet/FastEthernet/SONET, etc.). Hence,
for the sake of simplicity, we will make a few assumptions
to create a general packet forwarding model:
1) We do not model control traffic (OSPF/BGP/ARP/ICMP
etc.).
2) We assume that all the interfaces have the same perfor-
mance.
3) We assume that data packets are treated equally (no
Quality of Service).
4) We assume full duplex operation.
We do not assume any knowledge of router internals or traffic
statistics, however.
A. Virtual Output Queue (VOQ)-Based Model
Fig. 1 depicts the Virtual Output Queue (VOQ)-based
router model suggested in [14]. The model is similar to the
classical output queue model, except that there is a constant
delay added to each packet based on its packet size. The
extra delay signifies additional router overhead required for
packet processing. This delay is derived from experimental
measurements. Each output port is modeled in this fashion,
ignoring any interactions at the inputs and the backplane. We
believe that this model is sufficiently accurate for core routers
which have a sophisticated switching fabric, but it can be
inaccurate for lower-end devices. For example, there was no
loss observed in the core router in [14], and hence the queues
have unlimited capacities. The VOQ model is quite attractive
due to its simplicity; however, it fails to account for details
that can lead to large deviations in the results with other types
of forwarding devices.
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Fig. 1. Minimum delay queuing model with an unbounded queue per output
port. The service time is based on the packet transmission (TX) time.
B. Multi-Server/Multi-Queue Model
We observe that traffic interactions in routers can play
a significant role in causing packet loss and delay. Fig. 2
demonstrates our device-independent model. The additional
complexity over the VOQ-based model allows modeling de-
vices with limited performance characteristics, in addition to
the Tier-1 router modeled in [14].
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Fig. 2. N router inputs are served by M servers. There is one queue per
port. Packets exit the router through one of the N output ports.
Based on the router similarities described above, in our
model:
1) Each output port has a fixed queue of size Q slots.
However, packets can occupy more than one slot in the
case of byte-based queues. Hence, a table QueueReq
will be used to specify how many slots a given packet
size occupies.
2) Traffic from N inputs is classified and queued by output
port, served by M servers and proceeds to N outputs
for transmission.
3) Servers process packets with the observed average pro-
cessing delay. A table, DelayTbl, represents observed
router delays (excluding transmission delay), as de-
scribed in Section III, for various packet sizes. This is
similar to “Min Delay” in Figure 1.
4) Packets can be served concurrently by different servers,
but packet transmissions on the same output link do not
overlap.
5) Since packets may be split into smaller units (cells)
internally within a router [8], some packets may need
more than one server to process them. Hence, another
table, ServReq, gives the number of servers required to
process packets of different sizes.
As previously stated, routers may have multiple queues on
the packet path from the input to the output. Modeling the
location of all the queues and their respective sizes would
require detailed knowledge of each router internals. Since this
is infeasible, we approximate all the internal queues as a single
aggregate queue of size Q slots per output port. We infer
Q and QueueReq from our measurements. When there is
backplane contention resulting in the slow drain of the input
Figure 2.1: Forwarding Device Model in Nohn [2004]
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Based on the router similarities described above, in our
model:
1) Each output port has a fixed queue of size Q slots.
However, packets can occupy more than one slot in the
case of byte-based queues. Hence, a table QueueReq
will be used to specify how many slots a given packet
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port, served by M servers and proceeds to N outputs
for transmission.
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cessing delay. A table, DelayTbl, represents observed
router delays (excluding transmission delay), as de-
scribed in Section III, for various packet sizes. This is
similar to “Min Delay” in Figure 1.
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but packet transmissions on the same output link do not
overlap.
5) Since packets may be split into smaller units (cells)
internally within a router [8], some packets may need
more than one server to process them. Hence, another
table, ServReq, gives the number of servers required to
process packets of different sizes.
As previously stated, routers may have multiple queues on
the packet path from the input to the output. Modeling the
location of all the queues and their respective sizes would
require detailed knowledge of each router internals. Since this
is infeasible, we approximate all the internal queues as a single
aggregate queue of size Q slots per output port. We infer
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2.2 Packet Loss Models
There are two major sources of loss in the computer network: buffer overflow
in the intermediate forwarding devices, such as switches and routers, and the
lossy links interconnecting various network components.
Buffer overflow is the main cause of packet loss in wireline networks, re-
sulting in more than 99% [14] of all the lost packets. Once the arriving traffic
load is higher than the processing and forwarding capacity of the forwarding
devices, the packets are queued in the buffers, waiting for their turn to be
forwarded on the output link. The size of these buffers is finit . New incom-
ing packets are drop ed once the buffer is full. The buffer overflow is a result
of limited buffer size and network congestion. Lossy channel or link failures
occur more frequently in wireless network rather than wired Ethernet. The
high bit-error rates can be caused by noise, interference, and channel fading.
Various packet loss models were proposed. One class is the Markov chain
based models, such as Gilbert model [15], extended Gilbert model [16], Kth
order Markov chain model [17]. Another class uses heavy-tailed distribution
5
to model the length of consecutive packet loss, such as Pareto distribution
[18]. Researchers have also investigated self-similar processes to model traffic
in wired line networks [19], [20]. In addition, packet delay and loss always
exhibit temporal dependency. If a packet i is lost, then packet i+ 1 is likely
lost too, leading to bursty losses and late losses. The correlation between
delay and loss was investigated in [21] and [22].
2.2.1 Gilbert Packet Loss Model
Unconditional loss probability P (packet n is lost) has great impact on the
performance of end-to-end interactive applications [15]. However, packet loss
characteristics require study of the loss patterns, in particular, the correlation
between consecutive packets. The Gilbert packet loss model [23] captures
the conditional probability of the next packet’s state (loss or received) with
respect to the previous packet’s state. Measurement of unicast and multicast
traffic in the Internet indicates that the probability of loss of k successive
packets decreases geometrically [24], hence Gilbert packet loss model is a
well-fit candidate. The state diagram of the model is shown in Figure 2.3.
Let us define 1 be packet loss and 0 be packet received. For the ith packet,
p = P (Xi = 1|Xi−1 = 0)
q = P (Xi = 0|Xi−1 = 1)
The unconditional loss probability is obtained as
P (X = 1) =
p
p+ q
The probability of having k consecutively lost packets once we observe a
loss packet is geometrically distributed.
pk = (1− q)k−1 · q
Deriving the model parameters from empirical data is introduced in [16].
p =
∞∑
k=1
ok
a
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Figure 2.3: Gilbert Packet Loss Model
1− q =
∑∞
k=1(k − 1) · ok∑∞
k=1 k · ok − 1
where ok is the number of loss episodes of length k, and a is the total number
of packets sent.
The Gilbert model has a memory of only one past event. Work also has
been done to extend the basic Gilbert model to have memory of past m loss
events [16].
2.2.2 Kth Order Markov Chain Loss Model
The Kth Markov chain model has a memory of all the past k events [17].
The probability that the next event will be either a successfully received or a
lost packet depends on the past k packets, regardless of the state of these k
packets. The drawback of the Kth order Markov chain model is that all the
last n states should be remembered. Since these events can have a value of 1
or 0 (loss or non-loss), 2k states are needed to track the history of k events.
Figure 2.4 shows the state diagram for k = 2.
The transition probabilities for the Kth order Markov chain model can be
derived from the empirical data by the following formula [17]:
P (Xi = a|Xi−1 = b1, Xi−2 = b2, ..., Xi−n = bn) = nb′a
nb′
where b′ is the state that Xi−1 = b1, Xi−2 = b2, ..., Xi−n = bn, nb′ is the
number of occurrences of state b′, and nb′a is the number of transitions from
state b′ to state a.
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Figure 2.4: Kth Order Markov Chain Packet Loss Model, K=2
2.3 Ethernet Models
Ethernet is the world’s most pervasive networking technology. The standard
Ethernet uses CSMA/CD technology for multiple hosts to share the physi-
cal medium. A detailed CSMA/CD model with respect to the IEEE 802.3
specification observed in physical networks is described in [25]. The nodes in
the simulated network compete for the shared medium. Once the medium
is idle, one has to wait for an additional inter-frame spacing before starting
data transmission. When a collision is detected, all the transmitting nodes
perform a binary exponential backoff. After a predefined number of retrans-
mission failures, the frame is dropped. The IEEE 802.3 specification with
the CSMA/CD option is discussed in [26].
Switched Ethernet guarantees a dedicated bandwidth to each attached
device. Gigabit and 10 Gigabit Ethernet use this technology rather than the
traditional CSMA/CD technology. Network performance such as utilization
and throughput is improved in the switched Ethernet. Data flow is point
to point instead of broadcasting to every attached host, and thus generates
much less traffic. Collisions may still occur if frames with the same target
arrive at same time, but they are much less frequent than in the standard
Ethernet.
Both the standard Ethernet and the switched Ethernet models were imple-
mented in Real Time Immersive Network Simulation Environment (RINSE)
8
[27]. Model details are covered in Chapter 5. The switch models we built
are intended to be used for Gigabit Ethernet simulation, but they can still
be used on the standard Ethernet by simply specifying a different underlying
MAC layer protocol in the simulator.
2.4 RINSE Network Simulator
RINSE is a computer network simulator, potentially at a large scale with
tens of thousands up to millions of network entities [27]. RINSE also has
an open and scalable emulation infrastructure to communicate with real net-
work components, such as end-hosts and routers [28], and to interact with
real applications in real time. Figure 2.5 shows the architecture of RINSE
in the left and a typical virtual host in the right. The simulator is built on
top of the Scalable Simulation Framework (SSF) [29], which is a standard or
API for discrete-event simulation running on parallel platforms. Above SSF
is the SSFNet, which includes various network components, such as host,
router and link, and it supports a range of implemented network protocols,
such as Ethernet, TCP, UDP, Open Shortest Path First (OSPF), Border
Gateway Protocol (BGP) and Distributed Network Protocol (DNP3). Do-
main Modeling Language (DML) at the top is a scripting language, which
can be used to easily create network topology and configure hosts, protocols,
links and traffic [30].
9
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CHAPTER 3
MEASUREMENT
3.1 Requirement
A comprehensive study of frame loss and delay patterns in a Gigabit Ethernet
switch requires a testbed to
• generate traffic up to line rate with user configured parameters such as
frame size, sending rate and inter-frame gap,
• record frame delays and arrival orderings with microsecond resolution,
• capture frames at line rate with little loss.
3.2 Testbed
We initially tried to use software-based time stamps, and the closest point
to the physical medium is the NIC driver [31]. Two Intel E1000 drivers
were modified to add time stamps into data payload upon a frame leaving a
NIC and a frame arriving at another NIC. Time stamps were derived from
CPU ticks. A new API (NAPI) mode was also enabled in the NIC driver
to avoid the extra delay introduced by the interrupt mode. Two identical
constant bit rate (CBR) UDP flows were sent from a sender to a receiver, one
through a switch and the other through a wire connecting two NICs. The
difference is the delay introduced by the switch based on the measurement
that the latency in a wire is extremely small with little variance. The results
show that under low sending rate (< 200 Mb/s), we can collect a sequence
of frame delays with microsecond resolution and little noise was observed.
However, the measurement noise added by buffering and processing overhead
in NICs and stacks under high bit rate(> 500 Mb/s) was at least an order of
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magnitude larger than the true delays. With such a large amount of noise,
it is hard to recover frame delay in the switch.
As we were unable to obtain desirable accuracy through the instrumen-
tation, we built a testbed that uses hardware to instrument, transmit, and
capture Ethernet frames at line rates. Figure 3.1 is the overview of our first
testbed. The testbed is composed of a PC with four dual-core 2.0 GHz CPUs
running CentOS 5.2, a NetFPGA card and a switch connected by cat-6 Eth-
ernet cables. Traffic is generated using a 4-port NetFPGA card [32], [33];
the frames to send can be loaded from a pcap file with a specified sending
rate. The obvious way to measure delay is to time-stamp a frame at trans-
mission and after passage through the switch, but this approach has its own
challenges, not least of which is that our traffic generator could not easily
generate time stamps! Even if it could, we would have to synchronize the
clock on the NetFPGA card with the clock on the receiver. In order to time
the passage of a frame through a switch, we took advantage of the NetFPGA
card’s ability to simultaneously send identical flows from each port. Once
two identical flows are generated from the NetFPGA to the same destination
— one through wire and the other through the switch — the difference of
the two receiving time stamps is the delay through the switch. For example,
in Figure 3.1 a frame is sent simultaneously out on ports 1 and 3 of the
NetFPGA card. One instance arrives at port 2 of the NetFPGA and is time-
stamped on receipt. The other enters the switch via port 2, is routed out
via port 1, and arrives at the NetFPGA on port 4 where it is time-stamped.
The difference in time stamps is the delay through the switch (and time on
the wire from switch to NetFPGA). To validate the approach, we replaced
the switch with a wire and calculated the difference under a 1 Gb/s sending
rate. The measured delay has mean 0 ns and standard deviation 0.004 ns,
which is low enough given the microsecond delay in the switch. By utilizing
all four ports of the NetFPGA card, the testbed can monitor one flow in
real time. However, the 1 Gb/s line rates were too much for this approach
to provide the desired capture rate. With the current version of NetFGPA
packet generator, we can only capture a few hundred frames at line rate. By
using the high speed traffic capture tool, such as gulp [34], we can improve
the capture rate to 2000 continuous frames with zero loss, which is still not
long enough to reveal the long-term behavior of a switch.
Then we integrated the Endace DAG [35] to build the second testbed.
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Figure 3.1: Testbed One Setup
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Figure 3.2 depicts our solution. The Endace card stamps received frames
with a clock having a 10 ns resolution; the card can also capture and store
millions of frames with zero loss at 1 Gb/s. By utilizing all four ports of the
NetFPGA card and two ports of the DAG card as shown in Figure 3.2, the
testbed can monitor two flows in real time. Both cards are placed on the same
PC. We captured data from three 8-port Gigabit Ethernet switches: 3COM
3CGSU08, NetGear GS108 and TrendNet TEGS80G. They are all simple
low-end commodity-use switches with no configuration interface available.
All ports were connected by cat-6 Ethernet cables.
The data flows generated in the experiments were constant bit rate (CBR)
Ethernet raw frames. We generated traffic files in pcap format, and added
a sequence number into each frame. The NetFPGA card transmits frames
as specified in the pcap file out on two different ports. The copy which
travels immediately to the DAG card is always received; the copy that passes
through the switch might possibly be dropped. Post analysis of the received
frames thus identifies the missing frames. Likewise the difference between
time stamps on frames with identical sequence numbers (one which passed
directly to the DAG, the other which passed first through the switch) gives
that frame’s delay. The frame size is fixed at 1500 bytes in order to achieve
maximum sending/receiving rate by minimizing the effect of the inter-frame
gap. We generated one million frames for the “Traffic 1” flow, and also for
the “Traffic 2” flow.
While we performed experiments on three different switches, the behaviors
of the TrendNet and NetGear switches were very similar in all cases. Cor-
respondingly, the rest of the paper will only show results from the NetGear
and 3COM switches.
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CHAPTER 4
ANALYSIS AND MODELING
4.1 Data Analysis
The first set of experiments monitored a single flow whose sending rate varies
from 100 Mb/s to 1 Gb/s with 100 Mb/s increment, and no background traffic
is generated. The idea is to establish a baseline delay, in a context where
there is no contention, and the input rate is no greater than line rate. Figure
4.1 shows the frame delay of the monitored single flow collected from both
switches. The delay in both switches behaves constantly with no loss. The
delay has the same mean value under any sending rate up to 1 Gb/s and
the variance is close to 0 µs. We learned from this that the switches indeed
handle line rate without loss, the switches have significantly different delays,
and that with deterministic inter-arrival times those delays are constant. In
addition, we also varied the packet size from 64 byte, which is the minimum
Ethernet frame size, to 1500 bytes, which is the maximum Ethernet frame
size. Figure 4.2 shows that packet delay increases linearly as the packet size
increases for both switches. Therefore, the packet delay for a single flow can
be modeled by a straight line with respect to the packet size.
In the second set of experiments we kept the single flow, and added various
combination of background traffic flows going through other ports, such as
three parallel 1 Gb/s CBR flows and five 1 Gb/s CBR flows from five input
ports to one output port (see again Figure 3.2), other than the one targeted
by the monitored flow. These experiments revealed the same behavior of
delay and loss on the monitored flow as we saw in the first experiments
when there were no background flows. From these experiments we learned
that both switches can handle nearly 1 Gb/s flows at each output—no frame
losses were observed until the input rate reached 987 Mb/s. We are secure
in using the constant value shown in Figure 4.1 as the baseline non-queuing
15
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Figure 4.2: Frame Size vs. Packet Delay for Single Flow Traffic
The third set of experiments monitored two flows (“Traffic 1” and “Traffic
2” in Figure 3.2) from two input ports to the same output port; we varied
the sending rates on both flows from 100 Mb/s to 1 Gb/s with a 100 Mb/s
increment. Traces were completely collected at the DAG card and post-
processed to compute delay and loss patterns. When total input rate of
the two injected flows did not exceed the switch’s service capacity (which
is 1 Gb/s in theory and 987 Mb/s as observed), both switches experienced
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small delay and zero loss. The delay is at most two times the minimum
delay as shown in Figure 4.1, which means at most one early frame is queued
upon arrival and the switch is not congested. This is valuable information,
particularly when we are able to tolerate a 100% error in frame latency—if
the output port is not congested, we can model the delay through the switch
with a constant, and see no frame loss.
The more interesting and challenging case is of course when the total input
rate exceeds the maximum service rate; both switches experienced large delay
and loss. However, the two switches have significantly different delay and loss
patterns. Figure 4.4(a1) and (b1) (see page 22) show one sample pattern of
two input flows with sending rates 900 Mb/s and 300 Mb/s—4.4(a1) describes
the 3COM switch and 4.4(b1) describes the NetGear switch. Frames are
ordered according their arrival timestamp. The delay is plotted on the y-axis
and a value zero represents a loss.
A very interesting difference is that the NetGear switch dropped frames
from both 900 Mb/s and 300 Mb/s flows, in bursts, while the 3COM switch
dropped frames only from the 900 Mb/s flow, not in bursts. Indeed, as we
increased the rate of the slower flow, the 3COM switch did not drop any
frames from it until it reached 500 Mb/s. The delays of both flows increase
together and stabilize at same level for the NetGear switch, while the delay
of the two flows stabilized at different values in the 3COM switch.
The fourth set of experiments monitored the output rate of three flows
from three input ports to the same output port. We fixed the sending rate of
flow 1 to 100 Mb/s and the sending rate of flow 2 to 500 Mb/s, and varied the
sending rate of flow 3 from 100 Mb/s to 1 Gb/s with a 100 Mb/s increment.
Table 4.1 shows the results from the NetGear switch and Table 4.2 shows
the results from the 3COM switch. When the sum of the input rate does
not exceed the switch’s service capacity, every flow gets through the switch
without losing a frame. When the total input rate exceeds the maximum
service rate, NetGear drops frames in all the three flows and the drop rate
is almost same as shown in Table 4.3. For the 3COM switch, we observed
that (1) frames in flow 1 (100 Mb/s) never got dropped, and (2) frames in
flow 2 and 3 (≥ 500 Mb/s) equally share the remaining bandwidth. This
implies that all flows had equal bandwidth reservation and the switch served
the connections proportionally to their reservation and then distributed the
extra bandwidth equally among the active flows.
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Table 4.1: NetGear, Output Rates, Three Flows from Three Input Port to
One Output Port
Input Rate (Mb/s) Output Rate (Mb/s)
Flow 1 Flow 2 Flow 3 Flow 1 Flow 2 Flow 3
100 499 100 100 499 100
100 499 200 100 499 200
100 499 299 100 499 299
100 499 399 98 492 394
100 499 499 90 447 447
100 499 599 83 414 487
100 499 699 77 383 525
100 499 799 72 359 554
100 499 899 68 339 578
100 499 988 65 316 604
Table 4.2: 3COM, Output Rates, Three Flows from Three Input Port to
One Output Port
Input Rate (Mb/s) Output Rate (Mb/s)
Flow 1 Flow 2 Flow 3 Flow 1 Flow 2 Flow 3
100 499 100 100 499 100
100 499 200 100 499 200
100 499 299 100 499 299
100 499 399 100 486 399
100 499 499 100 443 442
100 499 599 100 443 442
100 499 699 100 443 442
100 499 799 100 443 442
100 499 899 100 443 442
100 499 988 100 442 443
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Table 4.3: NetGear, Drop Rate, Three Flows from Three Input Port to One
Output Port
Input Rate (Mb/s) Drop Rate
Flow 1 Flow 2 Flow 3 Flow 1 Flow 2 Flow 3
100 499 100 0 0 0
100 499 200 0 0 0
100 499 299 0 0 0
100 499 399 0.02 0.01 0.01
100 499 499 0.10 0.10 0.10
100 499 599 0.17 0.17 0.19
100 499 699 0.23 0.23 0.25
100 499 799 0.28 0.28 0.31
100 499 899 0.32 0.32 0.36
100 499 988 0.35 0.37 0.39
From these experiments we learn that
• an accurate model needs to be aware of differences between switches,
• an accurate model needs to use parameters derived from experimental
data,
• loss patterns indicate that something very different is happening inside
the two switches, and we ought to be able to explain it.
4.2 Queueing Switch Models
The loss and delay pattern observed in the NetGear switch can be well ex-
plained by the FCFS output queue as shown in Figure 4.3(a), in which the
two flows can be effectively replaced by one flow with the aggregated sending
rate. The large loss episode observed can be explained by a policy that once
loss occurs, the switch will continue to drop further incoming frames until the
queue length drops below a threshold QR. The device-specific parameters of
this model include the service rate RS, the queue size QS and QR. From the
experimental data of NG, we estimated RS = 987 Mb/s, QS = 22 frames
and QR = 11 frames.
Behavior of the 3COM switch can be explained by an architecture (see
Figure 4.3(b)) where frames are in queues associated with their input ports
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(or possibly queues for individual flows), and some scheduling algorithm is
used that gives priority to input queues based on weights that are propor-
tional to flow rates or queue length. Such a scheduling algorithm could give
service to the slow flow often enough that it does not drop frames until it
requires more than half the bandwidth; frames in the slower flow could have
smaller latencies than frames in the fast flow because the queue is smaller
and enough attention is given to the slow queue. A number of different poli-
cies might be at play here, particularly those that provide rate proportional
service [2]. In the general case the choice of next frame to transmit is a
function of the whole switch state at the time of the decision, and is made
for each frame. This means that in general the time at which a frame is
served is not predictable. This in turn implies that at a minimum there are
two events per frame—its arrival, and its departure (because the departure
time cannot be determined at the frame’s arrival.) A notable exception to
the general case is FCFS of course.
We do not know exactly what policy is implemented within the 3COM
switch to achieve equal bandwidth reservation for every flow; from among
the potential service disciplines we investigated use of the weighted round
robin (WRR) scheduling policy [36]. Actually, many commercial switches are
using round robin based scheduling due to the low time complexity O(1) and
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low implementation cost [37]. Under WRR each input queue is visited in a
round-robin fashion, but queues may have different numbers of frames served
each visit. One computes the number of frames to transmit from a queue i
as bQi/Qminc, where Qi is its queue length, and Qmin is the minimum queue
length among all non-empty queues competing for service. For example, if
bQ2/Q1c = N , then N frames from queue 2 are served while one frame from
queue 1 is served.
With a 900 Mb/s sending rate in flow 1 and 300 Mb/s in flow 2, the
ratio of queue lengths should be approximately 3:1 in steady state, and the
effective service rates are 700 Mb/s and 300 Mb/s respectively. Therefore,
for the 300 Mb/s flow, no loss was observed and the stabilized delay should
be smaller than that of the 900 Mb/s flow since its queue is not yet full.
With this model, the low load flow will encounter loss once its sending rate
is above 500 Mb/s, which matches our experimental data. From our data
we estimated the same device-specific parameters for the 3COM switch to
describe post-loss behavior : RS is 987 Mb/s, QS is 9 frames and QR is
QS − 1.
We developed discrete-event simulation models of both switches and re-
peated the third set of experiments using the traces as input to the switches,
and used this queuing model to select lost frames and compute delay.
Figure 4.4(a2) and (b2) plot the delays corresponding to the same real
switch test case as shown in Figure 4.4(a1) and (b1). Excellent—indeed,
nearly perfect—agreement is found between simulation and real data on the
NetGear switch model. The FCFS assumption appears to be well-founded.
The agreement is also quite good between real data and simulated 3COM
switch. The average delays for both flows match well, and the simulated
model dropped frames only from the faster flow, and at the same rate as the
faster flow. There is not a frame-by-frame matching as we observed in the
NetGear switch model.
Our simulation model of the 3COM switch has two events per frame. One
event occurs when the frame arrives, another when a selected frame com-
pletes transmission. Scheduler action is initiated either when a frame arrives
(and the system is empty) or at the completion of a frame transmission,
and so while it adds some computational weight to the events, there are but
two events per frame. This implementation makes it straightforward to re-
place WRR with a different scheduling policy, and the execution cost of the
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implementation is a reasonable representation of switches that provide rate-
proportional service. However, observe that under the structure of WRR, the
departure times of all frames scheduled to be served in one scheduling round
are known at the conclusion of the scheduling decisions. This makes possible
an implementation where there is one event per frame arrival, and one event
per scheduling round. Our performance analysis will include consideration
of this optimization.
The simulation model of the NetGear switch can be implemented using
one event per frame. On arrival, all the information needed to determine
when the frame enters service and departs is known, and so its arrival at the
next switch in the sequence can be scheduled immediately. This “one-event
cost” property is possible only with FCFS scheduling.
4.3 Latency-Approximate Switch Models
In our drive to achieve high performance switch simulations we will at some
point have to knowingly trade off accuracy of some attribute for gained speed.
Of latency and loss, for our intended use we would sacrifice latency. The time
scale at which applications run is at least two orders of magnitude slower than
switches, so a factor of two error in switch latency is lost in the noise at that
scale. Loss can trigger new behaviors in applications, and so we attempt to
be as faithful to it as we can.
We now develop for both the NetGear and 3COM switches models that we
call “Latency-Approximate” models. At one event per frame per switch the
NetGear model is already efficient; our latency-approximate model for it is
more in line with future work where latency and loss will be extracted more
from flow rate characteristics than from frame-by-frame simulation. Still, it
is appropriate here to develop the model and comment on its accuracy. Our
latency-approximate model for the 3COM switch maintains accurate queue
length state information, and can infer what the true latency for a frame is,
but will estimate that latency at the time of arrival and will immediately
schedule the arrival of the frame at the next switch. The latency estimate is
based on recent true latencies in the recent past.
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4.3.1 Simplified Aggregated FCFS with Draining
As we have seen, the NetGear data suggests an internal queueing architec-
ture where flows with a common destination port are aggregated and served
in FCFS fashion. A frame loss triggers a “draining” phase, where additional
frames are dropped until the queue size reaches some threshold. Some se-
quence of frames are accepted, and then another loss triggers another drain-
ing stage. In addition, we observed in the NetGear data a transient period
where the queue warms up to the congestion stage. We describe this pattern
in Figure 4.5.
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Figure 4.5: Simple Model
The pattern may be parametrized by the following variables:
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A Minimum latency, (see Figure 4.1)
B Mean latency in the “warmed” stage
T0 Time duration for first stage
TL Avg. time of loss episode
TD Avg. time between neighboring loss episodes
RA Aggregated arrival rate
RS Service rate of a switch
QS Maximum queue size per port
QR Required queue size for readmitting incoming
frames after frame drop
Y Delay/loss value, with delay> 0 and loss= 0
Y =

A+(B−A)×t
T0
t ∈ [0, T0]
0 t ∈ (T0 + n(TL + TD),
T0 + TL + n(TL + TD)],
for some n ∈ N
B t ∈ (T0 + TL + n(TL + TD),
T0 + (n+ 1)(TL + TD)],
for some n ∈ N
The idea is to keep track of where the output queue is in this pattern, and
when an arrival occurs apply the equation for Y to determine whether it is
lost, and if not, what its (constant) latency will be. Computationally this is
simpler than queueing frames explicitly and computing precise latencies. It
also fits in well with a flow-rate oriented formulation where input flow rates
affect state variable RA.
Figure 4.4(b3) shows the loss and delay generated by the analytical model
when used as the basis of a simulation driven by the gathered traces. Com-
pared with the real trace in Figure 4.4(b1) we see that the model accurately
captures the loss rate, the length of the loss episode, and the time between
successive loss episodes. We could easily modify the formula for latency to
estimate queue length at the time of an arrival and fine-tune the latency es-
timate correspondingly. We decided (perhaps arbitrarily) to use a constant,
looking ahead to the future use of this model we have already mentioned.
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The model is designed from the switch’s viewpoint with delay and loss
calculated as per output port. By aggregating the flows directed to the same
output, the model is greatly simplified for speed gain. To validate the idea
of aggregating input flows, we grouped the results with the same aggregated
sending rates from the third experimental set and calculated the mean and
standard deviation for loss-related metrics, including loss rate and average
time of loss episode TL. As shown in Figure 4.6(a) and (b), both switches
have small standard deviation for the two metrics. Figure 4.6(a) shows that
the loss rate increases linearly with RA, which is a strong indication that the
model can be generalized to all sending rates using linear interpolation. By
further investigating the TL and TD, we found that TL is constant for any
RA in Figure 4.6(b), and TD × (RA − RS) is also constant in Figure 4.6(c),
which means TD ∝ 1/(RA −RS). It is because
TL ≈ (QS −QR)/RS
TD × (RA −RS) ≈ (QS −QR)
Similarly, T0 × (RA −RS) ≈ QS
For a particular switch, QS, QR, RS are fixed. Since TL is a constant, TD and
T0 can be computed by linearly interpolating Figure 4.6(b) and (c) for any
given RA; therefore, all the required parameters for the analytical model can
be derived for a given RA, and the model can be presented as a function of
RA.
4.3.2 Latency-Approximate WRR
The latency-approximate model of a WRR managed switch will faithfully
maintain queue state of all input queues, and so when a frame arrives it
can faithfully determine whether a frame arriving at the instance would be
dropped. At the arrival time it also estimates a latency, which enables one
to schedule the arrival of that frame at the next switch or host immedi-
ately. This has the obvious advantage of avoiding a later “frame depar-
ture” event, but also has the perhaps not-so-obvious benefit of creating a
larger temporal separation between the switch and the time stamps on the
events it forwards. This larger temporal separation has a benefit in paral-
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Figure 6. Analytical Model Validation
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lel simulation—that event passing through that output port with that time
stamp is a promise to its recipient that the switch will not post another event
through that port with smaller time stamp. Exactly this kind of information
is key for many conservative synchronization strategies. Finally, the latency-
approximate switch model has a lower overhead simply by not managing the
explicit queueing of frames.
WRR works in rounds. At the scheduling point of each round, the number
of frames from each queue that will be served in that round is computed. It is
possible to determine the state of every queue at all points during the upcom-
ing round except for arrivals. We can compute the length of the queue upon
new arrivals and hence accurately decide whether it is queued or dropped.
The algorithm updates the following state variables when a frame arrives,
and when a scheduling round executes:
Ns,j(t) #frames scheduled at j, but not sent by time t
Nu,j # frames left unscheduled at j
Na,j # frames arriving at j after previous round
Qj # frames in queue j
Qmax j(t) threshold at j for accepting frames, at time t
Qmin Min. # frames among all non-empty queues
S service time for a frame
Executed when frame i arrives at input queue j at time t:
Qj = Ns,j(t) +Nu,j +Na,j
if Qj ≥ Qmax j(t) then
Drop frame i
else
Estimate delay d
Schedule arrival of frame i at next switch, d time in future
Na,j++
end if
if server is idle then
Start the scheduling round
end if
Executed as the scheduling round:
if ∃j s.t. Qj is not empty then
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for all queues j do
Nj = bQj/Qminc
Record departure times of the Nj frames
Nu,j = Qj −Nj
Na,j = 0
end for
Schedule the next round at time S
∑
Nj
end if
In the above algorithm, some computation is required to determine Ns,j(t),
based on t and the saved list of departure times of scheduled frames. Likewise,
Qmax j(t) varies between the maximum queue length and QR, depending on
whether the queue is in the draining state (triggered by a loss) or not.
A scheduling round is activated either when a frame arrives and the server
is idle or when the current scheduling round finishes and there are still frames
waiting to be served. For correct modeling of loss, all we need to keep track
of is the queue length using a few counters; in particular it is unnecessary to
queue and dequeue the frames.
One interesting point is that at the time of a frame’s arrival we can deter-
mine whether it is dropped or not, but we cannot determine exactly when
the frame will be served, because that time is dependent on future arrivals
up until the time of the next scheduling round. However, we can create an
estimate that is accurate in a statistical sense by utilizing the historical delay
information computed at each scheduling round.
Define Mj to be the exponentially decayed average latency of frames in
queue j as follows. Suppose that Nj frames are scheduled for transmission
at queue j, and for j = 1, 2, . . . Nj, let Lk,j be the delay of k
th of these. At
each scheduling round,
Mj = α(1/Nj)
∑
(L1,j + L2,j + ...+ LNj ,j) + (1− α)M ′j
where M ′j is the latency average for queue j last computed by this formula.
When a frame arrives at queue j, Mj is used as the latency estimator. A large
value of α is desirable to make the latency estimator responsive to queue size.
Figure 4.4(a3) shows the simulation results for the same test case in Fig-
ure 4.4(a2) using the 3COM latency-approximate model with α=0.9. The
simplified model generates frame loss patterns as accurate as those of the
29
detailed model, with no losses in the low load flow and and the same loss
rate in the high load flow. With respect to delay, both flows stabilized near
the values seen in the real data and in the detailed model, but the fluctuation
is slightly less than what is observed in the real data, as one would expect
from this smoothing.
4.4 Markov Chain Frame Loss Model
Frame losses were observed inside both switches when the load was higher
than the maximum service rate. It was observed in the NetGear switch that
once a frame of a data flow got lost, the next few frames were always lost too.
Then after a few received frames, frame losses appeared again. Such loss and
receiving patterns were always presented alternatively for some rounds before
losses disappeared for long duration. Let us define 1 for a lost frame and 0 for
a received frame. Figure 4.7 shows a sample pattern of frame loss. The result
indicates that strong autocorrelation of frame loss exists among neighboring
packets. Therefore, we want to design a good frame loss model to capture
both loss rate and autocorrelation regardless of the switch scheduling policy
in use.
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Figure 4.7: Packet Loss in Time Sequence (0 - Received, 1 - Loss)
Finite state Markov processes can capture a large variety of temporal de-
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pendencies and thus are used widely to model frame loss; these models in-
clude the Gilbert model, the extended Gilbert model [16] and the Kth order
Markov chain model [17]. In the Markov chain model, the current state of the
process depends on a certain number of previous values of the process. The
Gilbert model has a memory of only one past event. The extended Gilbert
model ignores the dependency of successive received frames. The Kth or-
der Markov chain can capture the entire dependency of K successive frames.
However, due to the strong autocorrelation among frames, a large k has to
be used, which results 2k states. Large state space adds great complexity
to the model, so it is not desired for large-scale simulation. Therefore, we
propose a Markov chain model based on the observed frames loss patterns,
which has a much smaller state space than Kth order Markov chain and still
accurately models the autocorrelation of both received and lost frames.
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Figure 4.8: State Diagram of Packet Loss Model
We define three types of states in our model. Type 1 represents a long
burst of received frames, type 2 represents a short burst of received frames,
and type 3 represents lost frames. The next state depends on the current
state and the number of successive frames already seen in the same type of
state.
P [Xi = s′|Xi−1 = Xi−2 = ... = Xi−k = s]
= Pk[s′|s] where s, s′ ∈ {1, 2, 3}
Figure 4.8 shows the state diagram of our model and Figure 4.9 shows the
expanded state diagram for M consecutive received frames in long burst,
K consecutive received frames in short burst and N consecutive lost frames.
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Figure 4.9: Expanded State Diagram of Packet Loss Model
Since received frames and lost frames occur alternatively, no transition should
occur between type 1 state and type 2 state. Let {xi}ni=1 be an observed
sequence from a Markov source. The state transition probabilities of the
Markov chain can be estimated as follows.
Let bk = (b1, b2, ..., bk), b ∈ {1, 2, 3} be a given state of the chain. Let
nbka be the number of times state b
k is followed by value a in the sample
sequence. Let nbk be the number of times state b
k is seen. Let pbk→a be an
estimate of the probability that xi = a, given that xi−k = ... = xi−1 = b.
Then pbk→a estimates the state transition probability from state bk to state
(b1, b2, ..., bk, a). The maximum likelihood estimators of the state transition
probabilities of our model are
pbk→a =
{
n
bka
n
bk
if nbk > 0
0 otherwise
The probability transition matrices computed from the 20 traces collected
from the NetGear switch are very close, which is a strong evidence to show
that the assumed Markov property in our packet loss model exists.
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4.5 Multivariant Gaussian Autocorrelation Model
We also investigate the autocorrelation of neighboring frames, which is one
level beyond modeling the marginal distribution of delay. Experimental re-
sults in Table 4.4 indicate that the delay process {Xt} has strong autocorre-
lation. Therefore, our delay model has to efficiently generate a time series of
delay which captures the observed autocorrelation while still matching the
empirical marginal distribution. Related modeling and time series genera-
tion techniques include ARTA-like model [38], VARTA [39], NORTA [40],
TES [41] and a family of Copula models [42]. Gaussian Copula was selected
to build our delay model due to its computation efficiency and accuracy in
modeling autocorrelation.
Table 4.4: Autocorrelation of the Delay Processes {Xt} and {Wt}
Lag {Xt} {Wt}
0 1.000 1.000
1 0.998 0.947
2 0.996 0.940
3 0.994 0.945
4 0.992 0.932
5 0.990 0.923
6 0.988 0.917
7 0.985 0.907
8 0.981 0.890
9 0.979 0.882
A copula is a multivariate joint distribution whose marginal distributions
are all uniformly distributed on the interval [0,1]. Let FX1,X2,...,Xn denote
the joint distribution of n random variables and C denote the corresponding
copula. The Sklar’s theorem [43] shows that a joint distribution can be
characterized by two components: (1) the individual marginal distributions,
and (2) the copula which captures the entire dependency structure.
FX1,X2,...,Xn(X1, X2, ..., Xn) = C(u1, u2, ..., un)
with the marginal distribution
FX1(X1) = u1, ..., FXn(Xn) = un ∼ Uniform(0, 1)
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Gaussian copula is constructed from the multivariate Gaussian distribution
via the Sklar’s theorem. Letting Φ be the standard multivariate Gaussian
cumulative distribution function with correlation coefficient matrix ρ, the
Gaussian copula function is
Cρ(u1, u2, ..., un) = Φρ(Φ
−1(u1),Φ−1(u1), ...,Φ−1(un))
Our delay model utilized the Gaussian copula to generate a time series
with specified autocorrelation and marginal distribution derived from exper-
imental data. The generation procedures are as follows:
Assume that the frame delay in a switch is a stationary time series, and
the marginal distribution of each frame delay is identical, and the maximum
lag of the autocorrelation we want to capture is n.
1. Transform the empirical delay process {Xt} to a standard Gaussian
process {Yt} by Yt = Φ−1(F (Xt)), where F (Xt) is the marginal empir-
ical CDF, and Φ(Yt) ∼ N(0, 1) is the standard Gaussian CDF.
2. Calculate the autocorrelation R of {Yt} for each lag up to n, and con-
struct the (auto)correlation coefficient matrix ρ of the Gaussian copula.
R(k) =
1
(n− k)σ2
n−k∑
t=1
[Yt − µ][Yt+k − µ] = 1(n− k)
n−k∑
t=1
YtYt+k
ρ is a symmetric (n+ 1)× (n+ 1) matrix, where
ρab =
{
R(|a− b|) a 6= b
1 a = b
3. Generate a standard Gaussian time series {Zt} based on ρ, so that {Zt}
has the same autocorrelation as {Yt}. The generation of the next ele-
ment Zj is always conditioned on previous n elements Zj−1, Zj−2, ..., Zj−n.
Since conditional distribution of multivariate Gaussian process is still
Gaussian with the following mean µ˜ and correlation coefficient matrix
ρ˜, Zj is generated by sampling the new Gaussian distribution.
(Zj|Zi = zi) ∼ (µ˜, ρ˜)
µ˜ = ρjiρ
−1
ii zi
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ρ˜ = 1− ρjiρ−1ii ρij
where Zi = (Zj−1, Zj−2, ..., Zj−n)
T , µ =
(
µi
µj
)
with size
(
n
1
)
and
ρ =
(
ρii ρij
ρji ρjj
)
with size
(
n× n n× 1
1× n 1× 1
)
4. Inverse operation of step 1: Transform {Zt} to {Wt} with the corre-
sponding empirical distribution by Wt = F
−1(Φ(Zt)). In addition, if Wt
is required to take the exact value in {Xt}, thenWj = arg maxXi Xi ≤ Wj.
and
Figure 4.10: CDF of the Delay Processes {Xt} and {Wt}
The above time series generation algorithm is efficient for large-scale sim-
ulation, since no manipulations of large matrices are involved. Step 1 and
2 can be done oﬄine to compute ρ, and ρ˜ in step 3 is a constant given ρ.
Therefore, the only computations for generating the next delay during run-
time are (1) computing µ˜ in step 3, which is essentially a dot product of two
n-dimentional vectors, and (2) one operation to map a Zt to a Wt in step 4.
Figure 4.10 plots the CDF of {Xt} which was 2,000 data points of delay
collected from the 3COM switch under high traffic load and the CDF of gen-
erated {Wt} with 2,000,000 data points. The marginal distribution of both
processes are very close. Table 4.4 (see page 33) shows the autocorrelation of
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{Xt} and {Wt}. The difference between the corresponding autocorrelations
is small and both decrease with increasing n.
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CHAPTER 5
MODEL DESIGN AND IMPLEMENTATION
5.1 Switch
The design of the Ethernet switch model in RINSE is shown in Figure 5.1.
The multiple interfaces can be attached to a switch. Each interface includes
an Ethernet MAC layer and an Ethernet physical layer. During the initial-
ization stage, a MAC address is assigned to each interface and a forwarding
table is precomputed for each switch based on the entire network topology
specified in the DML configuration file and then loaded into every switch.
Using static communication paths can greatly save the simulation running
time by shifting path computation oﬄine. The design does not affect the
accuracy much since the wired line network topology is pretty stable. Above
the layer containing all the interfaces, the switch model has two more layers
to take charge of forwarding and processing respectively. The forwarding
layer simply reads the destination MAC address from the Ethernet header
and looks up the static forwarding table to select the corresponding output
port and then push the frame to that particular port. The scheduling layer is
the place where all the ideas discussed in Chapter 4 were implemented. The
current switch model supports FCFS and WRR scheduling policies. In ad-
dition, the switch model is an independent module regardless the underlying
protocols, such as switched Ethernet, standard Ethernet or the simple MAC.
In other words, frames can travel through a chain of switches connecting by
different LAN technologies.
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Figure 5.1: Switch Architecture in RINSE
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5.2 Ethernet
The simple MAC and physical layers in RINSE are abstract protocol models.
They simply receive IP packets, compute the transmission time and propa-
gation delay and then schedule a timer. The callback function explicitly calls
every connected host to receive the frame after the scheduled transmission
time passes. The destination host then pops up the frames to the IP layer
and the rest of the receivers simply discard the unintended frame. We im-
plemented the IEEE 802.3 Ethernet protocol to replace the existing simple
MAC and physical layer with protocols that support both CSMA/CD tech-
nology for the standard Ethernet and dedicated bandwidth allocation for the
switched Ethernet.
Figure 5.2 is an overview of the standard Ethernet model in RINSE. An
Ethernet MAC protocol session, an Ethernet PHY protocol session, an Eth-
ernet message model and an Ethernet link model have been developed in the
RINSE simulation framework. The Ethernet message model is used for the
switched Ethernet protocol as well.
All hosts are attached to the same link, which is the Ethernet cable. The
link has the knowledge of the distance between any pairs of hosts, which
are specified in the DML file. Only one host can transmit a frame onto the
cable at one time; otherwise collision occurs. The CSMA/CD has been im-
plemented as the shared medium access protocol in Ethernet. The Ethernet
message handles all the operations related to the Ethernet frame header.
Assumptions on the single Ethernet standard LAN model include: The
RTT time is 51.2 µs, and the maximum Ethernet cable length is 500 m, the
number of hosts allowed in one Ethernet LAN is less than 1024.
Ethernet Message
Figure 5.2 shows the format of an Ethernet frame in the model. A pream-
ble has 7 bytes with pattern 10101010 followed by one byte with pattern
10101011. It is used to synchronize receiver and sender clock rates. The
next fields are the 6-byte destination MAC address and 6-byte source MAC
address. If the Ethernet adapter (implemented as an interface object) re-
ceives a frame, whose destination is of its own, or the broadcast address, it
strips the Ethernet header and passes the data payload to the IP layer; oth-
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Figure 5.2: Overview of the Standard Ethernet Model in RINSE
erwise the adapter discards the frame. In IEEE 802.3 Ethernet, the 2 bytes
after source MAC address represent the frame length; however, in Digital-
Intel-Xerox Ethernet Standard, the 2-byte means type. The 4-byte CRC is
appended at the end for detecting transmission errors. However, the real
CRC functionality is not necessarily required in this model for simulating
Ethernet packet transmission and collision detection. Therefore, actual CRC
generating and checking functionalities were not implemented for simulation
speed gain.
A sender detects collision by comparing what it is currently transmitting
with what it is receiving on the wire. Once simultaneous transmission occurs,
the two copies are different and collision is detected. The frame size must be
large enough so that the transmission time is longer than the maximum RTT
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Table 5.1: Dynamic Table in the Link Object
Sender Starting Time Ending Time Collision Time List of Colliding
Nodes
Interface VirtualTime VirtualTime VirtualTime Interface Vector
0[0] 0 1 NA NA
1[0] 1 4 3 1[0], 2[0]
2[0] 1 5 3 1[0], 2[0]
1[0] 6 9 NA NA
time. Therefore, the minimum size is 46 bytes. If the IP packet pushed from
upper layer is smaller than 46 bytes, the model will add paddings, simply all
zeros, to fulfill the minimum frame size requirement.
Ethernet MAC and Physical Protocol Session
The Ethernet MAC and physical protocol sessions were built with reference
to the simple MAC and physical protocol sessions respectively. Both two
protocol sessions have four states: Idle, sensingLink, transmittingData, re-
ceivingData and collision.
A timer is associated with the Ethernet MAC protocol session. The timer
is scheduled to re-sensing cable or handle collision. A MultiFIFO queue is
also used in the MAC protocol to hold the packets from the IP layer. The
MAC layer only senses the cable status and transmits the first element in a
droptail queue. If the queue is full, the incoming IP packet is simply dropped.
Ethernet Link
The Ethernet link represents a single Ethernet LAN. It is responsible for
collision detection and answers hosts’ queries about the current link status.
The link keeps track of all the hosts who have started sending frames and
stores the information into a dynamic table as shown in Table 5.1.
An entry is added into the table when a host senses the link is idle and
is ready to transmit a frame. An entry is removed from the table when the
transmission is successfully completed or a collision occurs if two entries have
overlap in transmission time.
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Figure 5.3: Use Case Diagram for Busy Link
The link also knows the distance between any host and start of the cable,
which is specified in the DML file, for computing propagation delay. An
example of the link attributes in DML file is shown below:
Link [attach 0(0) distance 10 attach 1(0) distance 40 delay 25.6 length
500], where delay = 25.6 µs (RTT = 51.2 µs), length = 500 m
When a query on the link status arrives, the link object computes the
latency based on the distance between the host who initiates the query and
all other hosts listed in the table. If there is at least a sender that starts
longer ago than that latency, the host knows that the link status is busy;
otherwise, the link status is idle.
CSMA/CD
The design of the CSMA/CD can be classified into the following three cases:
Busy Link A host checks the status of the link before transmitting a frame.
If the status is busy, the host has to keep sensing the link until the link gets
idle. The actual implementation involves control message passing between
MAC layer and PHY layer. Figure 5.3 is a use case diagram for the busy
link case.
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Figure 5.4: Use Case Diagram for Successful Frame Transmission
Successful Frame Transmission Once the link status is idle, a host can
send a frame, and a record is placed inside the link object until the frame is
completely transmitted. The sender has to wait for another 9.6 µs before the
next attempt, which tries to maximize the fairness among all hosts. Figure
5.4 shows a use case diagram for the successful frame transmission case.
Collision When a collision occurs, exponential backoff is used to make the
retransmitting waiting time more likely to be different among each sender
in order to avoid another collision. When the nth collision occurs, the host
randomly gets an integer k from [0, 2n−1], and waits k ·RTT (51.2 µs) before
making another attempt. Figure 5.5 shows a use case diagram for the collision
case.
We compared the performance of the CSMA/CD standard Ethernet pro-
tocol with the simple MAC and physical layer protocol in RINSE. We focus
on two metrics: throughput and wall-clock time with respect to offered load,
with the following definition.
43
!"#$ %&'(
)&'(* +,$-./),0$.$1#
2./),0$.$1#343&5),
#,'5367839:.;,
2";<),$,3$:.'#3"93<:,.;/),
!"#$%&
'"#()$*))*+(&
'*$%
2"))&#&"'
,-&'"#()$*''*(.&/"%#$01%&
#,'53=.;;&'+3#&+'.)2#$$*(.&)*.(#1&&3&45&
06'%)&7#'#&)*8%
,-&9+11*)*+(&9+:('%"&;&<= >&
7"+/&-"#$%>&
%1)%&
?#*'&@ 0#9A&+--&BC& #(7&
#''%$/'&#.#*(
)&'(* +,$-./),0$.$1#
Figure 5.5: Use Case Diagram for Frame Collision
R =
n× S
Ts
Q =
m× S
Toff +
S
B
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R Total throughput at all clients
Q Offered load rate
n Number of files successfully downloaded
S File size
Ts Total simulation time
Toff Average delay between two successive file download requests,
exponentially distributed
B Link bandwidth
m Number of client-server pair
The link bandwidth B is fixed to 10 Mb/s and the link delay is fixed to
25.6 µs, which is half of the RTT for 10 Mb/s 802.3 Ethernet. The backoff
time slot is 51.2 µs and link length is 500 m. The inter-frame gap is set to
9.6 µs. The maximum number of backoff before dropping frames is 10.
We had 10 fixed client-server pairs in the network topology. Each client is
continuously downloading fixed-size files (100KBytes) from a server through
UDP or TCP. The start time of every client was uniformly distributed from
0 to 2 s. The session expired time is exponentially decreasing with an initial
value 64 s. The inter-session time at server is zero. We varied the offered
load from 1 Mb/s to 20 Mb/s with 1 Mb/s increment by changing Toff .
The simulation was running for 1000 s. Figure 5.6 and 5.7 compare the
throughput and the wall-clock time with all the hosts running UDP. Figure
5.8 and 5.9 show the results with all hosts running TCP connections. We
can see that:
• The throughput of Simple MAC unrealistically exceeds the bandwidth
(10 Mb/s) for both UDP and TCP test cases.
• The throughput of Simple MAC increases linearly, while the through-
put of Ethernet increases fast before the point where the offered load
rate is equal to the bandwidth, and increases slowly after that point
due to the exponential backoff mechanism.
• Wall-clock time in Ethernet is 5 to 10 times slower than Simple MAC
for UDP test case, and 3 to 6 times slower for TCP test case. The
extra computation is introduced by (1) CSMA/CD with exponential
backoff in Ethernet protocol, such as updating sender information in
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Figure 5.6: Total Client Throughput - UDP
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the dynamic table in the link object, timer scheduling and callback
functions, (2) extra processing for the Ethernet headers.
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Figure 5.8: Total Client Throughput - TCP
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CHAPTER 6
EVALUATION
6.1 Simulation Speed
We have implemented all models discussed in our simulation framework and
now evaluate their relative speeds. The framework is built using C++, and
includes a significant amount of infrastructure for simulating large-scale wire-
line networks. Our speed evaluations are based on a topology that chains a
number of switches, illustrated in Figure 6.1. For each switch, two constant
bit rate flows were injected using different input ports, and directed to the
same output port. The first switch in the sequence takes two flows with bit
rates 900 Mb/s and 300 Mb/s. The remainder take one flow from the previous
switch, and also another 300 Mb/s flow. In every flow 1 Gbytes were sent.
The wall-clock time and number of events were recorded for comparison.
900 Mb/s
1
2
3
300 Mb/s
1
2
3
300 Mb/s
1
2
3
300 Mb/s
Switch 1 Switch 2 Switch N
Figure 6.1: Architecture for Simulation Speed Tests
There is a certain overhead due to traffic generation that is amortized as we
increase the number of switches. We get the best sense of relative overheads
of switch models by increasing the number of switches in sequence.
From the point of view of events, the detailed NetGear implementation has
already one event per frame, and already eschews the overhead of queuing.
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Table 6.1: Performance of Q1, Q2 and Q3 Switch Models for N=20
Topology
Model Events Exc. Time Time/Event
Q1 12.7 M 32.15 s 2.53 µs
Q2 12.7 M 38.36 s 3.04 µs
Q3 19.9 M 54.04 s 2.7 µs
The real potential for performance improvement of the NetGear latency-
approximate model will come later in Chapter 7.
We turn instead to the 3COM switch, where we have implemented and
compared the performance of three models. Q3 denotes the detailed queue-
ing model, in the generalizable module where each frame has a departure
event, and an arrival event. Q2 denotes the module that at the completion
of a scheduling round schedules the arrival of frames at their downstream
switches, and thus avoids the cost of additional events. Finally, Q1 denotes
the latency-approximate model. Table 6.1 gives raw performance figures for
the N = 20 topology, and Figure 6.2 shows relative performance figures ob-
tained by varying N . The experiments were executed on a PC with 2.8GHz
dual core processor and 2GB RAM. Looking at the raw performance, we see
events are relatively lightweight. The larger average event cost of Q2 over
Q3 is due to the fact that half the events in Q3 are departure events which
have very little work associated with them. There are after all almost twice
as many events under Q3 as there are under Q2. Looking at the relative
performance we note that by increasing the numbers of switches we increase
the relative proportion of simulation workload carried by the network simu-
lation, and see that it pretty well dominates the simulation by the time we
are simulating 15 or 20 switches under these loads. The latency-approximate
models take only 60% of the time that the full queuing models require, while
the optimized latency-accurate version of the 3COM switch takes a little over
75% of that time. The difference in performance between Q1 and Q2 is due
to Q1’s lack of explicit queue management code. We see that our objectives
in decreasing the execution requirements of a switch have been accomplished.
Perhaps with some cleverness we could speed Q1 and Q2 further by piggy-
backing invocation of scheduler logic entirely onto arrival events. However,
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the lowest ratio of execution time we can hope for is 50%, so the remain-
ing possible performance benefits are considerably less than what we have
already achieved.
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Figure 6.2: 3COM 3CGSU08: Performance
6.2 Frame Loss Modeling Accuracy
We may think of loss behavior of a flow in both the NetGear and 3COM
switches in terms of cyclic alternating periods; in one period all frame arrivals
are buffered. In the next period all frame arrivals are dropped, and so on.
We characterize the statistical behavior of loss in the data, and in different
models by analyzing three metrics: loss rate (average number of frames lost
per accept/loss cycle), the loss episode (average number of frames lost in
burst in the loss state), and the time between loss episodes (i.e., time during
which frames are accepted). We perform the evaluation on one switch like
that in Figure 3.2 (see page 13), with the same configuration of inputs (with
no background flow). Ten million frames were generated for each flow. The
sending rate of flow 1 was fixed at 900 Mb/s, while the sending rate of flow
2 was varied with each experiment, ranging from 100 Mb/s to 1 Gb/s, with
a 100 Mb/s increment. These rates ensure frame loss in each configuration,
and can be compared with real traces run with the same input rates.
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Figure 6.3 presents the results for both switches, plotting the mean and
standard deviation of each metric. For the NetGear switch, the mean value
of all the three loss metrics generated by both models perfectly match the
real data. For the 3COM switch, the loss rates perfectly match real data.
The real data shows some variation in loss episode at the higher load levels
(when both flows experience loss) that the models do not track. The raw
magnitude of the difference is not large—1 frame essentially—this data serves
to re-emphasize the point that we do not know what is inside the 3COM
switch, but have managed a fairly good representation of it.
The results show that the simplified switch models are as accurate as the
detailed queueing models in terms of the overall and long-term loss metrics.
However, the simplified models do not capture the transient behavior of delay
as accurately as do the detailed models as shown in Figure 4.4(a3) and (b3).
Still the agreement is quite good, and we accept the inaccuracy as a fair price
paid for significant speedup.
There are of course limitations to the experiments and models we present.
Real traffic is bursty, and the hardware traffic generator we use generates
frames at a constant rate. We are looking into mechanisms for creating
more irregularly shaped traffic with the NetFPGA card. The introduction
of burstiness will almost surely affect the accuracy of latency and loss our
models can achieve. We need still to understand how the switches behave
with more severe cross-traffic than we have created to date. We have also
to discover whether the scheduling performed within the 3COM switch is
applied per logical flow, or per input-queue to output port pair.
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CHAPTER 7
CONCLUSION AND FUTURE WORK
The work we report is unique in creating a testbed where we can generate
Gigabit Ethernet traffic at line rates, and measure precisely what the latency
and loss patterns are through a switch, for sequences of millions of frames.
We took the measurements from commercial switches, found two very distinct
behaviors, and proposed queuing models to represent the switches. For both
switches we created one model that faithfully determines both frame loss and
latency under its modeling assumptions, and another model that faithfully
determines frame loss but uses an estimate for latency. Our goal in creating
the simpler model is to reduce the execution cost of handling a frame to
almost one event per frame per switch. We validated all models against the
real observed traffic, and reduced execution time to 60% of its original value.
Future work lies in reducing the cost of switched network simulation fur-
ther. Our goal is to approach the simulation of detailed foreground traffic us-
ing an approach similar to that developed by Nicol and Yan [44]. Rather than
separate the simulation of a frame’s passage across a network with event(s)
at each switch, we aim to take advantage of congestion-free subpaths and
accelerate the passage of a frame between switches where congestion creates
loss and some care is needed in selecting which frames from which flows are
lost. The key to such an approach is finding ways of computing sufficiently
accurate latencies without detailed simulation, and finding ways of faithfully
capturing loss patterns at congested switches. The present thesis shows how
to accelerate the usual approach to network simulation, but also aims at this
important piece of future work.
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